

33. (currently amended) A method of assembling a ball grid array (BGA) package, comprising the steps of:

(a) attaching a surface of a first substrate to a first surface of a stiffener,

wherein the first substrate has a plurality of electrically conductive vias formed

therethrough; [[and]]

(b) attaching a surface of a second substrate to a second surface of the

stiffener, wherein the second substrate has a first opening formed therethrough, wherein

the stiffener has a second opening formed therethrough; and

(c) coupling at least one wire bond between an IC die and the first substrate

through the first opening and the second opening.

34. (currently amended) The method of claim 33, further comprising the step of:

[[ (c) ] ] (d) mounting [[an]] the IC die to a second surface of the second substrate.

35. (currently amended) The method of claim 33, further comprising the steps of:

[[ (c) ] ] (d) forming a centrally located opening in the second substrate; and

BEST AVAILABLE COPY

[[ (d) ] (e) mounting [[an]] the IC die to the second surface of the stiffener through the centrally located opening.

36. (currently amended) The method of claim 33, further comprising the step of:

[[ (c) ] (d) forming at least one via through the first substrate.

37. (currently amended) The method of claim 36, wherein step [[ (c) ] (d) comprises the step of:

positioning the at least one via in a central region of the first substrate.

38. (currently amended) The method of claim 37, further comprising the steps of:

[[ (d) ] (e) forming a plurality of solder ball pads on a second surface of the first substrate; and

[[ (e) ] (f) coupling the stiffener to at least one of the plurality of solder ball pads with the at least one via.

39. (currently amended) The method of claim 38, wherein step [[ (c) ] (d) further comprises the step of:

forming a conductive material in the at least one via.

40. (currently amended) The method of claim 33, further comprising the steps of:

[[c]] (d) forming a centrally located opening in the first substrate; and

[[d]] (e) mounting a thermal connector to the first surface of the stiffener through the centrally located opening.

41. (currently amended) The method of claim 40, wherein step [[d]] (e) includes the step of:

mounting the thermal connector to the first surface of the stiffener using a solder or silver-filled epoxy.

42. (currently amended) The method of claim 40, further comprising the step of:

[[e]] (f) configuring a surface of the thermal connector to be coupled to a printed circuit board (PCB).

43. (currently amended) The method of claim 33, further comprising the step of:

[[e]] (d) forming the second substrate to expose a portion of the second surface of the stiffener.

44. (currently amended) The method of claim 43, wherein step [[e]] (d) comprises the step of:

forming at least one opening in the second substrate.

45. (currently amended) The method of claim 43, further comprising the

step of:

[[ (d) ] (e) coupling at least one wire bond between an IC die and the exposed portion.

46. (currently amended) The method of claim 43, further comprising the

step of:

[[ (d) ] (e) coupling at least one wire bond between at least one trace on a second surface of the second substrate and the exposed portion.

47. (currently amended) The method of claim 33, further comprising the

steps of:

[[ (c) ] (d) forming [[a]] the first opening in the second substrate; and

[[ (d) ] (e) forming [[a]] the second opening in the stiffener that substantially coincides with the first opening to expose a portion of the surface of the first substrate.

48. (currently amended) The method of claim 47, ~~further comprising the~~

~~step of~~ wherein step (c) comprises:

[[ (e) ] (f) coupling the at least one wire bond between [[an]] the IC die and the exposed portion.

49. (currently amended) The method of claim 47, further comprising the

step of:

[[e]] (f) coupling at least one wire bond between at least one trace on a second surface of the second substrate and the exposed portion.

50. (currently amended) The method of claim 47, further comprising the steps of:

[[e]] (f) forming the second substrate to expose a portion of the second surface of the stiffener; and

[[f]] (g) coupling at least one wire bond between the exposed portion of the second surface of the stiffener and the exposed portion of the surface of the first substrate.

51. (currently amended) The method of claim 35, further comprising the step of:

[[e]] (f) coupling the IC die to the second surface of the second substrate with at least one wire bond.

52. (currently amended) The method of claim 34, further comprising the step of:

[[d]] (e) mounting an electronic device to a second surface of the second substrate.

53. (currently amended) The method of claim 33, further comprising the steps of:

[[ (c) ] ] (d) forming an array of solder ball pads on a second surface of the first substrate; and

[[ (d) ] ] (e) attaching a solder ball to each of the solder ball pads.

54. (original) The method of claim 33, wherein the IC package is a ball grid array package.

55. (currently amended) A method of making a plurality of integrated circuit (IC) packages, comprising the steps of:

- (1) forming a stiffener strip that includes a plurality of stiffeners;
  - (2) forming a first substrate strip that includes a plurality of first substrates;
  - (3) forming a second substrate strip that includes a plurality of second substrates;
  - (4) laminating the first substrate strip to a first surface of the stiffener strip;
- [[and]]
- (5) laminating the second substrate strip to a second surface of the stiffener strip, whereby a substrate/stiffener/substrate strip combination is created;
  - (6) mounting a plurality of IC dies to the substrate/stiffener/substrate strip combination; and
  - (7) electrically coupling a bond pad of each IC die through the second substrate strip and the stiffener strip to a corresponding first substrate of the plurality of first substrates.

56. (original) The method of claim 55, wherein step (1) includes the step of:

(a) panelizing a metal sheet into a plurality of metal strips that include the stiffener strip.

57. (original) The method of claim 55, wherein step (1) includes the step of:

(a) forming at least one opening in each of the plurality of stiffeners in the stiffener strip.

58. (original) The method of claim 57, wherein step (a) includes the step of:  
using an acid etching process.

59. (original) The method of claim 55, wherein step (1) includes the step of:

(a) plating at least one metal bond pad on the second surface of each of the plurality of stiffeners in the stiffener strip.

60. (original) The method of claim 55, wherein step (1) includes the step of:

(a) depositing a metal onto a central region of the first surface of each of the plurality of stiffeners in the stiffener strip.

61. (original) The method of claim 60, wherein step (a) includes the step of:

plating, coating, or forming the metal onto the central region of the first surface of each of the plurality of stiffeners in the stiffener strip.

62. (currently amended) The method of claim 61, further comprising the step of:

[[6]] (8) mounting a thermal connector to the metal deposited central region of each of the plurality of stiffeners through a central opening in each of the plurality of first substrates.

63. (currently amended) The method of claim 62, wherein step [[6]] (8) includes the step of:

mounting the thermal connector to the metal deposited central region of each of the plurality of stiffeners using a solder or silver-filled epoxy.

64. (original) The method of claim 55, wherein step (2) comprises the step of:

(a) panelizing a tape sheet into a plurality of tape strips that include a first tape strip, wherein the first tape strip includes a plurality of tape sections.

65. (original) The method of claim 64, wherein step (2) further comprises the step of:

(a) forming at least one via through each of the plurality of tape sections in the first tape strip.

66. (original) The method of claim 65, wherein step (2) further comprises the step of:

(a) forming trace patterns on at least one surface of each of the plurality of tape sections in the first tape strip.



67. (original) The method of claim 66, wherein step (2) further comprises the step of:

(a) solder masking the at least one surface of each of the plurality of tape sections in the first tape strip to expose at least one surface contact pad.

68. (original) The method of claim 55, wherein step (2) comprises the step of:

(a) applying a laminate material to a surface of each of the plurality of first substrates in the first substrate strip.

69. (original) The method of claim 55, wherein step (2) comprises the step of:

(a) forming a central opening in each of the plurality of first substrates in the second substrate strip.

70. (original) The method of claim 69, further comprising the step of:

(6) mounting a thermal connector to the first surface of each of the plurality of stiffeners in the stiffener strip through the central opening in each of the plurality of first substrates.

71. (original) The method of claim 55, wherein step (3) comprises the step of:

(a) panelizing a tape sheet into a plurality of tape strips that include a first tape strip, wherein the first tape strip includes a plurality of tape sections.

72. (original) The method of claim 71, wherein step (3) further comprises the step of:

(a) forming at least one via through each of the plurality of tape sections in the first tape strip.

73. (original) The method of claim 72, wherein step (3) further comprises the step of:

(a) forming trace patterns on at least one surface of each of the plurality of tape sections in the first tape strip.

74. (original) The method of claim 73, wherein step (3) further comprises the step of:

(a) solder masking the at least one surface of each of the plurality of tape sections in the first tape strip to expose at least one surface contact pad.

75. (original) The method of claim 55, wherein step (3) comprises the step of:

(a) applying a laminate material to a surface of each of the plurality of second substrates in the second substrate strip.

76. (original) The method of claim 55, wherein step (3) comprises the step of:

(a) forming a central opening in each of the plurality of second substrates in the second substrate strip.

77. (currently amended) The method of claim 76, ~~further comprising the step of wherein step (6) comprises:~~

[[ (6) ]] mounting an IC die to the second surface of each of the plurality of stiffeners in the stiffener strip through the central opening in each of the plurality of second substrates.

78. (currently amended) The method of claim 55, ~~further comprising the step of~~ wherein step (6) comprises:

[[ (6) ]] mounting an IC die to a surface of each of the plurality of second substrates in the second substrate strip.

79. (currently amended) The method of claim 78, ~~further comprising the step of~~ wherein step (7) comprises:

[[ (7) ]] attaching a wire bond between the IC die and a bond finger on the surface of each of the plurality of second substrates.

80. (original) The method of claim 79, further comprising the step of:

(8) encapsulating the IC die on the surface of each of the plurality of second substrates.

81. (currently amended) The method of claim 55, further comprising the step of:

[[ (6) ]] (8) singulating the substrate/stiffener/substrate strip combination into a plurality of separate substrate/stiffener/substrate combinations.

82. (currently amended)

The method of claim 55, further comprising the

step of:

[[ (6) ] (8) attaching a plurality of solder balls to a surface of each of the plurality of first substrates in the first substrate strip.

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☐ FADED TEXT OR DRAWING
- ☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☐ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**